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Abstract – A prototype of a very high dynamic range 32-
bits Digital to Analog Converter (DAC) was designed and 
built for the purpose of direct auditory stimulus generation. 
It provides signals from less than 100 nV up to 50 Watts 
peak power output, driving a 32-Ohms earphone or speaker. 
The use of ternary cells makes possible a 170 dB dynamic 
range that is basically limited by thermal noise only.  
Keywords – Acoustic Stimulus Generation; Digital 
Amplifier; Digital to Analog Conversion; Ternary Logic.  
 
I. INTRODUCTION 
 
Audiometry test equipments should be able to generate 
signals from the threshold of audibility up to the 
discomfort level, meaning a 120-dB power range. 
Actually, other factors require a significantly higher span: 
1. Typical audiometry headphones generate a 110 
dB Sound Pressure Level (SPL) for a 0 dBm input 
[3]. Considering that normal auditory threshold 
can reach -10 dBSPL at frequencies near 4 kHz [1], 
a system noise level below -120 dBm is desirable.  
2. The frequency response of the headphone can 
deviate up to 15 dB, so an input power of +25 
dBm may be required to reach an output of 120 
dBSPL (typical discomfort threshold) across the 
frequency band.  
3. Short duration stimuli may require additional 10 
to 20 dB to maintain perceived loudness [2].  
4. Finally, another 5 dB may be required to 
accommodate higher quality (but lower 
efficiency) earphones, thus reaching a 160-170 dB 
dynamic range requirement. 
The use of a Digital Signal Processor (DSP) for direct 
digital synthesis of acoustic stimulus is limited by the 
dynamic range of commonly available Digital to Analog 
Converters (DAC’s), which hardly attain 130 dB even for 
the highest-quality Sigma-Delta devices [4]. Power 
amplifiers are generally needed to feed the earphones or 
speakers, introducing additional noise.  
In this paper we describe a new DAC topology that is 
capable of high power output while presenting a very low 
quiescent noise. A prototype with 64 kHz sampling rate, 
allowing for flat response up to 20 kHz, was built and 
proven capable of generating signals from less than 100 
nV to more than 50 W  peak when directly coupled to a 
32-Ohms earphone. Residual noise floor is totally 
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inaudible. A 60 to 70 dB spurious-free dynamic range 
(SFDR) was measured over most of the signal levels, 
except at very low amplitudes.  
II. DAC TOPOLOGIES 
Fig. 1 shows the popular R–2R ladder used in many 
DACs. This output impedance of this circuit is R, and the 
open-circuit output range approaches 0 to +V. Some 
drawbacks of this simple topology are: 
1- Midpoint voltage is +V/2; when the generated 
signal has zero amplitude, the internal noise of the 
reference voltage (+V) is coupled to the output. 
2- Around midpoint, all switches toggle at the same 
time, introducing discontinuities at the output.  
These drawbacks impair the maximum resolution of 
this topology, restricting its use mainly to low-cost, low 
resolution DAC’s. 
A topology which mitigates these problems is the 
ternary 4R-3R ladder [5], shown in Fig. 2. This circuit 
uses triple-throw switches connecting the ladder elements 
to voltages of +V, -V or Ground. Output impedance is 2R. 
Most remarkable features are:  
Fig. 1.  Conventional R–2R DAC 
 
Fig. 2.  Ternary (4R–3R) Ladder 
 1- The o
with 
appro
2- Every
obtain
desire
will h
16-bit
3- Refer
match
negat
4- When
less th
left 
corres
fixed 
This last 
generated by
reference, qu
attenuated by
DAC with vi
limit will be
impedance. O
and low-resis
without requi
However, 
to implement
are more com
drivers, widel
high voltage
resistance.   
III. S
In the pro
ladder is spl
present appli
connected dif
F
utput signal 
maximum
aching 2×V; 
 stage is c
ed from the
d output sig
ave 310 = 59
 (65536 level
ences +V a
ed to avoid d
ive digits; 
ever the pea
an 2×V/3n, a
are permane
ponding stag
attenuators, n
feature is v
 the lower o
antization a
 the higher o
rtually unlim
 thermal no
n the other 
tance switch
ring an ampli
triple-throw 
. Single-pole
mon; for e
y used in elec
s and curren
INGLE-SUPPL
posed topolog
it in two ha
cation can b
ferentially to 
ig. 3.  Different
range is cen
 open-cir
ontrolled by
 numeric rep
nal. A 10-st
049 levels, s
s) binary DA
nd –V sho
istortion betw
k-to-peak ou
ll n switches
ntly set to 
es behave l
early 10 dB e
ery importan
rder stages, 
nd injection 
rder sections.
ited dynamic
ise generate
side, we can 
es to get hi
fier at the outp
electronic sw
 dual-throw 
xample, half
tronic power
ts, high spe
Y, DIFFERENT
y, shown in 
lves. The lo
e speaker or
both ladders. 
ial (4R-3R) Tern
tered on Gro
cuit ampl
 a ternary 
resentation o
age ternary D
lightly less th
C. 
uld be care
een positive
tput amplitud
 starting from
Ground; so
ike a cascad
ach. 
t since all n
such as glit
noises, wil
 We can desi
 range; the l
d by the ou
use high volt
gh output p
ut. 
itches are diff
(SPDT) swit
-bridge MOS
 conversion, a
ed and low 
IAL LADDER 
Fig. 3, the ter
ad, which in
 a headphon
 
ary Ladder 
2 
und, 
itude 
digit 
f the 
AC 
an a 
fully 
 and 
e is 
 the 
 the 
e of 
oise 
ches, 
l be 
gn a 
ower 
tput 
ages 
ower 
icult 
ches 
FET 
llow 
ON 
nary 
 the 
e, is 
nega
supp
disto
is ze
T
weig
sign
dissi
conf
whe
A
base
prov
earp
T
peak
whe
Wat
outp
for 
dyna
T
cont
cont
whic
trans
seria
T
high
mod
cont
Ohm
the D
by j
strin
to 6
stag
the l
secti
Positive digit
tive digits by
ly is used 
rtion; all swi
ro when all sw
o obtain hig
hted resistor
ificant stages
pation) for th
iguration is s
re the total (d
 
 20-stage pro
d on the top
iding reason
hones or spea
he open-circ
-to-peak. The
n connected t
ts RMS or +
ut [6] can be
a 20-kHz ban
mic range is
o test the 
roller board w
inuous and 
h, after con
mitted to th
l ports. 
wo kinds of 
-voltage mo
ules. Each h
ain 4 sections
 resistor strin
AC; and 3 o
umpers to im
gs (100, 300,
) or 4R – 3R
es 7 to 12).  E
adder; the m
ons in paralle
Fig. 4.  Powe
s are conver
 the lower ha
in both sid
tches are SPD
itches are se
her efficienc
s (R – 3R – 
, leading to 
e remaining 
hown in Fig. 
ifferential) ou
IV. PRO
totype with 1
ology of Fig
able efficienc
kers.  
uit full scale 
 circuit can d
o a 32-Ohms
47.4 dBm. T
 computed as
dwidth (-131
178.4 dB. 
prototype, sh
as adapted t
burst sinusoi
version to t
e DAC proto
circuit boards
dules and 
igh-voltage m
: one high-cu
gs in parallel
ther sections 
plement pow
 900 and 270
 ladders (600
ight modules
ost significan
l. 
r-of-3 weighted s
ted by the u
lf. The same
es, avoiding
T, and the qu
t to ground. 
y we can us
9R – 27R…)
higher value
stages. An ex
4 (only for th
tput impedan
TOTYPE 
5 Ohms outp
. 4, was bui
y when driv
output voltag
evelop 120 V
 load, corres
hermal noise
 Nt = kTB =
 dBm). The 
own in Fig
o generate te
ds of varyin
ernary repre
type by two
 are used in 
low-voltage 
odule (show
rrent section
, used for sta
which can be
er-of-3 wei
0 Ohms, use
0 – 8000 O
 are used, 4 fo
t stage uses 
tages (half ladde
pper half and
 +V reference
 asymmetric
iescent powe
e power-of-3
 for the mos
s (and lowe
ample of thi
e upper half)
ce is 1.333 R.
ut impedance
lt and tested
ing dynamic
e is 180 Volt
pp (42 Vrms
ponding to 55
 power at the
 83 ×10-18 W
noise limited
. 5, a DSP
st signals like
g amplitude
sentation, are
 synchronou
the prototype
/ interface
n in Fig. 6
, with 3 x 100
ges 1 and 2 o
 programmed
ghted resisto
d for stages 3
hms, used fo
r each half o
3 high-curren
r shown) 
 
 
 
r 
 
t 
r 
s 
, 
 
, 
, 
 
s 
) 
 
 
 
 
 
 
s 
 
s 
:  
 
) 
 
f 
 
r 
 
r 
f 
t 
3 
 
 
The switches are implemented with half-bridge drivers 
and low resistance MOSFET’s, operating from a 90 Volts 
supply. Since the prototype was not intended to 
continuously generate maximum power level (only short 
duration bursts or clicks), it was built with low-wattage 
resistors and small area heat sinks. 
The low-voltage / interface module (Fig. 7) contains a 
serial-to-parallel converter which receives the encoded 
digits from the DSP controller. 16 bits are sent to the high-
voltage modules (4 bits per module), and 8 bits are 
connected to a low voltage (12 Volts), low power ladder. 
Two modules are used, one for the positive half and other 
for the negative half.  
At very low levels, the electromagnetic coupling 
between high voltage switches and the output load (by 
stray capacitance, ground loops or direct radiation) would 
be significant. So, these last 8 stages operate with 12 Volts 
and use 15k - 20k Ohms resistors. Additionally, the high-
voltage modules are shielded by aluminum sheets that also 
aid as heat sinks. 
 
 
In total, there are then 20 ternary stages: 6 high-
voltage power-of-3 weighted stages, 6 high-voltage 
ladders and 8 low-voltage ladders. 
In this prototype, all signals are generated by the DSP 
controller as 32-bits fixed point numbers. These samples 
are converted to 20 ternary digits by a sequential 
algorithm.  The resolution of this DAC is 1 to 320 ≈ 3.48 x 
109, resulting in a theoretical maximum dynamic range of 
190.8 dB due to the quantization noise. In this way, 
signals below the noise floor can be generated. 
 
V. MEASUREMENTS 
Fig. 8 shows the power efficiency of the prototype, 
measured with 1-second bursts of an 800 Hz sinusoidal 
tone. Maximum power supply current consumption occurs 
at -10 dB relative to maximum output power. 
Fig. 9 shows the SFDR (Spurious-Free Dynamic 
Range, measured as the difference between the desired 
sinusoidal signal level and the highest amplitude spurious 
signal), with data obtained by a HP 3561A Analyzer. 
Measurements above +30 dBm were taken in burst mode; 
below -50 dBm, a low-noise preamplifier was used. It 
should be noted that most sections were built with regular 
5% tolerance resistors. Obviously this impairs the 
distortion (and hence the SFDR) of the prototype. The 
obtained values are adequate for the intended application, 
being 10 to 30 dB better than typical headphone harmonic 
distortion [3]. 
Using the signal averaging function in a digital 
oscilloscope, the prototype operation can be verified down 
to the nano-Volt range. Fig.10 shows the output of the 
fourth low-voltage section (top trace) and the averaged 
DAC output after preamplifier (bottom trace), for a 60 nV 
burst signal. This level is -177 dB relative to full power 
output. 
  
 
Fig. 5.  DAC Prototype (right) and DSP (left) Fig. 6.  High Voltage Modules 
 
Fig. 7.  Low Voltage and Interface Module 
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I.  CONCLUSIONS 
A prototype of a high power, low noise DAC was 
designed and tested, providing a seamless signal range of 
more than 170 dB to a speaker or headphone load. This 
development was originally intended for audiometry test 
equipment, but can be used in other applications whenever 
an analog signal of very high dynamic range must be 
generated.  
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Fig. 8.  DAC Power Efficiency (%) Fig. 9.  DAC  Spurious-Free Dynamic Range 
Fig. 10.  Fourth low-voltage section output (top trace) and averaged 
DAC output (bottom trace) at 60 nVRMS output level 
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